reg_spec.ml
hardcaml
ppx_deriving_hardcaml0
1 2 3 (** Definition of clock, reset and clear signals for sequential logic (ie registers). *) include Signal.Reg_spec_
1 2 3
(** Definition of clock, reset and clear signals for sequential logic (ie registers). *) include Signal.Reg_spec_