Module Verilog_base.V_factSource

module Astml = Diffast_core.Astml
module Triple = Diffast_core.Triple
module Fact_base = Diffast_core.Fact_base
Sourcemodule F (L : V_label.T) : sig ... end